ST's STripFET low voltage MOSFETs, with a breakdown voltage range from 12 V to 30 V, offer ultra-low gate charge and low on-resistance down to 1.1 mΩ (30 V) in the PowerFLAT 5x6 package. They are optimized to meet a broad range of requirements for point-of-load (PoL), VRM, motherboards, notebooks, portable and ultra-portable appliances, linear regulators, synchronous rectification and automotive applications. Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The TO-220AB package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance. ST's process technology for both high-voltage power MOSFETs (MDmesh™) and low-voltage power MOSFETs (STripFET) ensures an enhanced power handling capability, resulting in high-efficiency solutions. Power MOSFETs belong to the STPOWER family. Choose the right STPOWER MOSFET for your design: 12V-30V low-voltage MOSFETs. Vishay SiHF080N60E E Series Power MOSFETs. Feature 4th generation E series technology in a TO-220 FULLPAK package. Vishay SiS176LDN N-Channel 70V (D-S) MOSFETs. Utilizes TrenchFET® Gen IV power MOSFET technology in a PowerPAK® 1212-8 single package.
Infineon is the market leader in highly efficient solutions for power generation, power supply and power consumption. The latest generation of Infineon’s MOSFET transistors were designed to ensure market leading performance, improve efficiency and to achieve better thermals in terms of the state of the art EMI behavior.
AC-DC applications requiring high-voltage blocking capability and fast switching with low losses take advantage of the revolutionary CoolMOS™ superjunction technology for more efficient power supplies. Infineon’s superjunction MOSFETs serve today's and especially tomorrow’s trends in different topologies, ranging from a simple flyback to TCM Totem Pole PFC. Designers benefit from a lower temperature, the improved form factor, and increased efficiency.
Low-power electronics are electronics, such as notebook processors, that have been designed to use less electric power than usual, often at some expense. In the case of notebook processors, this expense is processing power; notebook processors tend to consume less power than their desktop counterparts, at the expense of lower processing power. [1]
The earliest attempts to reduce the amount of power required by an electronic device were related to the development of the wristwatch. Electronic watches require electricity as a power source, and some mechanical movements and hybrid electronic-mechanical movements also require electricity. Usually the electricity is provided by a replaceable battery. The first use of electrical power in watches was as a substitute for the mainspring, to remove the need for winding. The first electrically powered watch, the Hamilton Electric 500, was released in 1957 by the Hamilton Watch Company of Lancaster, Pennsylvania.
The first quartz wristwatches were presented in 1976, using analog hands to display the time.[2]
Watch batteries (strictly speaking cells, as a battery is composed of multiple cells) are specially designed for their purpose. They are very small and provide tiny amounts of power continuously for very long periods (several years or more). In some cases, replacing the battery requires a trip to a watch-repair shop or watch dealer. Rechargeable batteries are used in some solar-powered watches.
The first digital electronic watch, a Pulsar LED prototype in 1970.[3] Digital LED watches were very expensive and out of reach to the common consumer until 1975, when Texas Instruments started to mass-produce LED watches inside a plastic case.
Most watches with LED displays required that the user press a button to see the time displayed for a few seconds, because LEDs used so much power that they could not be kept operating continuously. Watches with LED displays were popular for a few years, but soon the LED displays were superseded by liquid crystal displays (LCDs), which used less battery power and were much more convenient in use, with the display always visible and no need to push a button before seeing the time. Only in darkness you had to press a button to light the display with a tiny light bulb, later illuminating LEDs.[4]
Most electronic watches today use 32 kHz quartz oscillators.[2]
As of 2013, processors specifically designed for wristwatches are the lowest-power processors manufactured today—often 4-bit, 32 kHz processors.
When personal computers were first developed, power consumption was not an issue. Soon after though, development of portable computers started, and with it, the requirement to run a computer off a battery pack, setting off the search for a compromise between computing power and power consumption. Originally most processors ran both the core and I/O circuits at 5 volts, as in the Intel 8088 used by the first Compaq Portable. It was later reduced to 3.5, 3.3 and 2.5 volts to lower power consumption. For example, the Pentium P5 core voltage decreased from 5V in 1993, to 2.5V in 1997.
With lower voltage comes lower overall power consumption. By consuming less power, the system will be less expensive to run, but more importantly for portable or mobile systems, it will run much longer on existing battery technology. The emphasis on battery operation has driven many of the advances in lowering processor voltage, because this has a significant effect on battery life. The second major benefit is that with less voltage and therefore less power consumption, there will be less heat produced. Processors that run cooler can be packed into systems more tightly and will last longer. The third major benefit is that a processor running cooler on less power can be made to run faster. Lowering the voltage has been one of the key factors in allowing the clock rate of processors to go higher and higher.[5]
The density and speed of integrated-circuit computing elements have increased exponentially for several decades, following a trend described by Moore's Law. While it is generally accepted that this exponential improvement trend will end, it is unclear exactly how dense and fast integrated circuits will get by the time this point is reached. Working devices have been demonstrated which were fabricated with a MOSFETtransistor channel length of 6.3 nanometres using conventional semiconductor materials, and devices have been built that used carbon nanotubes as MOSFET gates, giving a channel length of approximately one nanometre. The density and computing power of integrated circuits are limited primarily by power-dissipation concerns.
The overall power consumption of a new personal computer has been increasing at about 22% growth per year.[6]This increase in consumption comes even though the energy consumed by a single CMOS logic gate to change state has fallen exponentially with the Moore's law shrinking of process feature size.[6]
An integrated-circuit chip contains many capacitive loads, formed both intentionally (as with gate-to-channel capacitance) and unintentionally (between conductors which are near each other but not electrically connected). Changing the state of the circuit causes a change in the voltage across these parasitic capacitances, which involves a change in the amount of stored energy. As the capacitive loads are charged and discharged through resistive devices, an amount of energy comparable to that stored in the capacitor is dissipated as heat:
The effect of heat dissipation on state change is to limit the amount of computation that may be performed within a given power budget. While device shrinkage can reduce some parasitic capacitances, the number of devices on an integrated-circuit chip has increased more than enough to compensate for reduced capacitance in each individual device. Some circuits – dynamic logic, for example – require a minimum clock rate in order to function properly, wasting 'dynamic power' even when they do not perform useful computations. Other circuits – most prominently, the RCA 1802, but also several later chips such as the WDC 65C02, the Intel 80C85, the Freescale 68HC11 and some other CMOS chips – use 'fully static logic' that has no minimum clock rate, but can 'stop the clock' and hold their state indefinitely. When the clock is stopped, such circuits use no dynamic power but they still have a small, static power consumption caused by leakage current.
As circuit dimensions shrink, subthreshold leakage current becomes more prominent. This leakage current results in power consumption, even when no switching is taking place (static power consumption). In modern chips, this current generally accounts for half the power consumed by the IC.
Loss from subthreshold leakage can be reduced by raising the threshold voltage and lowering the supply voltage. Both these changes slowdown the circuit significantly. To address this issue, some modern low-power circuits use dual supply voltages to improve speed on critical paths of the circuit and lower power-consumption on non-critical paths.[7] Some circuits even use different transistors (with different threshold voltages) in different parts of the circuit, in an attempt to further reduce power consumption without significant performance loss.
Another method used to reduce power consumption is power gating:[8] the use of sleep transistors to disable entire blocks when not in use. Systems which are dormant for long periods of time and 'wake up' to perform a periodic activity are often in an isolated location monitoring an activity. These systems are generally battery- or solar-powered and hence, reducing power consumption is a key design issue for these systems. By shutting down a functional but leaky block until it is used, leakage current can be reduced significantly. For some embedded systems that only function for short periods at a time, this can dramatically reduce power consumption.
Two other approaches also exist to lower the power overhead of state changes. One is to reduce the operating voltage of the circuit, as in a dual-voltage CPU, or to reduce the voltage change involved in a state change (making a state change only, changing node voltage by a fraction of the supply voltage—low voltage differential signaling, for example). This approach is limited by thermal noise within the circuit. There is a characteristic voltage (proportional to the device temperature and to the Boltzmann constant), which the state switching voltage must exceed in order for the circuit to be resistant to noise. This is typically on the order of 50–100 mV, for devices rated to 100 degrees Celsius external temperature (about 4 kT, where T is the device's internal temperature in kelvins and k is the Boltzmann constant).
The second approach is to attempt to provide charge to the capacitive loads through paths that are not primarily resistive. This is the principle behind adiabatic circuits. The charge is supplied either from a variable-voltage inductive power supply, or by other elements in a reversible-logic circuit. In both cases, the charge transfer must be primarily regulated by the non-resistive load. As a practical rule of thumb, this means the change rate of a signal must be slower than that dictated by the RC time constant of the circuit being driven. In other words, the price of reduced power consumption per unit computation is a reduced absolute speed of computation. In practice although adiabatic circuits have been built, they have been difficult to use to reduce computation power substantially in practical circuits.
Finally, there are several techniques for reducing the number of state changes associated with a given computation. For clocked- logic circuits, clock gating technique is used, to avoid changing the state of functional blocks that are not required for a given operation. As a more-extreme alternative, the asynchronous logic approach implements circuits in such a way that a specific externally supplied clock is not required. While both of these techniques are used to different extents in integrated circuit design, the limit of practical applicability for each appears to have been reached.[citation needed]
There are a variety of techniques for reducing the amount of battery power required for a desired wireless communication goodput.[9]
Some wireless mesh networks use 'smart' low power broadcasting techniques that reduce the battery power required to transmit.
This can be achieved by using power aware protocols and joint power control systems.
In 2007, about 10% of the average IT budget was spent on energy, and energy costs for IT were expected to rise to 50% by 2010.[10]
The weight and cost of power supply and cooling systems generally depends on the maximum possible power that could be used at some instant.There are two ways to prevent a system from being permanently damaged by excessive heat.Most desktop computers design power and cooling systems around the worst-case CPU power dissipation at the maximum frequency, maximum workload, and worst-case environment.To reduce weight and cost, many laptop computers systems choose to use a much lighter, lower-cost cooling system designed around a much lower Thermal Design Power, that is somewhat above expected maximum frequency, typical workload, and typical environment.Typically such systems reduce (throttle) the clock rate when the CPU die temperature gets too hot, reducing the power dissipated to a level that the cooling system can handle.
Energy costs, now about 10% of the average IT budget, could rise to 50% ... by 2010.